Jump to content

DDR ECC Algorithm


y2ktan

Recommended Posts

I have some concerns on how the DDR perform the ECC checking and how the check bits is generated by DDR? I cannot find any information regarding the error checking for DDR in JEDEC document :( . Does anyone have the information?

 

Thanks in advance. :D

Link to comment
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.