y2ktan
-
Posts
1 -
Joined
-
Last visited
-
I have some concerns on how the DDR perform the ECC checking and how the check bits is generated by DDR? I cannot find any information regarding the error checking for DDR in JEDEC document . Does anyone have the information? Thanks in advance.